



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/790,747	03/03/2004	John M. Lauffer	200300168-1	2917

7590 09/06/2006

LAWRENCE R. FRALEY  
HINMAN, HOWARD & KATTELL  
700 SECURITY MUTUAL BUILDING  
80 EXCHANGE STREET  
BINGHAMTON, NY 13901

EXAMINER

NGUYEN, HOA CAO

ART UNIT PAPER NUMBER

2841

DATE MAILED: 09/06/2006

Please find below and/or attached an Office communication concerning this application or proceeding.



### DETAILED ACTION

1. The amendment filed on 6/16/06 has been entered. Applicants have amended claims 1-6 and 13-15. Claims 7-8 and 16-21 are cancelled. Claims 22-25 are newly added.

### ***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1, 3-6, 9, 11-15, and 22-25 are rejected under 35 U.S.C. 102(e) as being anticipated by Chan et al. (US 20040150969).

**Regarding claim 1**, as shown in figures 1 and 7-8, Chan discloses a circuitized substrate comprising:

(a) First and second dielectric layers 23 (two layers of dielectric material, top and bottom, see paragraph 25), each of the first (top) and second (bottom) dielectric layer 23 having first and second opposing sides (inner and outer side);

(b) a substantially solid conductive ground plane 21/106 (power or ground plane, paragraphs 25 and 38 and see examiner remarks below) located between the first opposing side of the first dielectric layer and the first opposing side of the second dielectric layer;

Art Unit: 2841

(c) a first conductive signal line 25/105 (paragraph 25 and 38 and selectively the rightmost signal line 105 of the left pair on the top surface) located on the second opposing side of the first dielectric layer and a second conductive line 27/105 (paragraph 25 and 38 and selectively the rightmost signal line 105 of the left pair on the bottom surface) located on the second opposing side of the second dielectric layer;

(d) first (the left 101) and second (the right 101) conductive ground lines 101 (shielding, paragraph 38) located on the second opposing side of the first dielectric layer on opposite sides of the first conductive signal line and electrically coupled to the substantially solid conductive ground plane 106 located on the first opposing side of the dielectric layer; and

(e) as shown in figure 1, a first conductive thru-hole 29 (see examiner remarks below) extending through the substantially solid conductive ground plane and electrically coupling the first conductive signal line to the second conductive signal line, the first (left) and second (right) conductive ground lines 101 and the substantially conductive ground plane 106 providing shielding for the at least one conductive signal line during the passage of electrical current through the signal line (shielding, see paragraph 38).

Examiner remarks:

(a) The conductive planes 21 or 106 of figures 1 and 8: Chan preferred the plane to serve as a power lane, but the plane does not have to serve as a power plane but a ground plane depending on the operational requirements of the final board (see paragraph 29 and 34).

Art Unit: 2841

(b) The conductive thru-hole 29 connecting the top and bottom signal lines shown in figure 1: Chan does not have to show the through hole in the embodiment shown in figure 8; because conductive thru-hole is known in connecting signal lines in different layers and figure 8 is mainly centering about the shielding, therefore Chan does not have to show the thru-hole again in figure 8. Thus, inherently a first conductive thru-hole 29 extending through the substantially solid conductive ground plane 106 and electrically coupling the first conductive signal line 105 (top) to the second conductive signal line 105 (bottom).

**Regarding claim 3**, Chan discloses the substantially solid conductive ground plane which is comprised of copper (paragraph 26).

**Regarding claim 4**, Chan discloses each of the first and second conductive signal lines which is comprised of copper (paragraph 26).

**Regarding claim 5**, Chan discloses the first and second conductive ground lines that are each comprised of copper (paragraph 26).

**Regarding claim 6**, as clearly shown in figure 8, Chan discloses second and third conductive thru-holes 103 (paragraph 38), the second and third conductive thru-holes electrically couple the first and second conductive ground lines 101 to the conductive ground plane 106.

**Regarding claim 9**, as shown in figures 2-6, Chan discloses additional dielectric and conductive layers as part thereof (multilayer printed circuit board).

**Regarding claim 11**, as clearly shown in figure 3, Chan discloses the circuitized substrate (top section of the multilayer circuit board 30) which is a chip carrier (semiconductor chip 77 on the surface, paragraph 33).

**Regarding claim 12**, Chan discloses the circuitized substrate which is a printed circuit board (see abstract).

**Regarding claim 13**, as shown in figure 8, Chan discloses every limitation as shown in claim 1 above and further including a third conductive signal line 105 (selectively the leftmost signal line 105 of the right pair on the top surface) positioned on the second opposing side of the first dielectric layer adjacent the first conductive signal line (also 105), the first and second conductive ground lines 101 and the substantially solid conductive ground plane 106 also providing shielding for the third conductive signal line 105 during the passage of electrical current through said third conductive signal line.

**Regarding claim 14**, as shown in figure 8, Chan further discloses a conductive ground line 101 (the center line 101) positioned on the second opposing side of the first dielectric layer substantially between the first and third conductive signal lines 105, the conductive ground line 101 also providing shielding for the first and third conductive signal lines during the passage of electrical current through the first and third conductive signal lines 105.

**Regarding claim 15**, as shown in figure 2, Chan discloses every limitation as shown in claim 1 above and further including third and fourth dielectric layers 81 (paragraph 34) positioned on the first and second dielectric layers 23 respectively, and

Art Unit: 2841

second and third substantially solid conductive ground planes 83 (paragraph 34) positioned on the third and fourth dielectric layers 81, respectively, the second and third substantially solid conductive ground planes 83 also providing shielding for the at least one conductive signal line during the passage of electrical current through the signal line.

**Regarding claims 22-25**, Chan discloses every limitation as shown in the above claims.

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

6. Claims 2 and are rejected under 35 U.S.C. 103(a) as being unpatentable over Chan et al. (US 20040150969).

Art Unit: 2841

**Regarding claim 2**, Chan discloses every limitation as shown in claim 1 above but fails to disclose the first and second dielectric layer are each selected from fiberglass-reinforced polymer resin.

Dielectric layer material such as fiberglass-reinforced polymer resin is old and well known in the art.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to select fiberglass-reinforced polymer resin as a preferred dielectric material, since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. *In re Leshin*, 125 USPQ 416.

**Regarding claim 10**, as shown in figures 2-6, Chan disclose every limitation as shown in claim 9 above, but fails to disclose first and second pluralities of external conductive pads located on opposite sides of the circuitized substrate for electrically coupling the circuitized substrate to external electrical components.

Surface mounting pads are old and known in the art for mounting external components (semiconductor chip for example) on a surface of a circuit board.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to include first and second pluralities of external conductive pads located on opposite sides of the circuitized substrate for electrically coupling the circuitized substrate to external electrical components (semiconductor chips) for the operation of the circuit board.

### ***Response to Arguments***



7. Applicant's arguments with respect to claims 1-6 and 9-15 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hoa C. Nguyen whose telephone number is 571-272-8293. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.


Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR.

Art Unit: 2841

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hoa C. Nguyen  
8/29/06



HOA C. NGUYEN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800